Current Sensorless Control Algorithm for Single-Phase Three-Level NPC Inverter

Alexander Suzdalenko (Researcher, Riga Technical University), Janis Zakis (Leading researcher, Riga Technical University), Ingars Steiks (Leading researcher, Riga Technical University)

Abstract - Current measurement becomes challenging task in power converters operating at high switching frequencies, moreover traditional control system requires two control loops first (slow) regulates DC-link voltage, second (fast) controls the shape of current, that all together results in complicated transfer function and long transition periods. The current sensorless control (CSC) allows neglecting mentioned problems. This research delivers solution of CSC implementation in single-phase three-level neutral point clamped inverter for the first time. Mathematical equations have been defined for inductor current peaks and transistor conduction time during discontinuous and continuous conduction modes, as well as, major problem of current fitting between different voltage levels (consequently with different current peak-to-peak values) was solved, providing two solutions – pre-fitting and post-fitting trajectories. verification of our theoretical assumptions and analytical equations were confirmed by the simulation analysis. Challenges of real experiments are discussed in the conclusions.

Keywords – sensorless control, current control, pulse width modulation inverters.

I. INTRODUCTION

New technologies of power electronic switches allows designing switched mode power supplies (SMPS) operating at higher switching frequencies that leads to minimization of reactive components and increase of power density of power converters. However, current measurement becomes new challenge when operates at frequencies above 100 kHz. For instance, galvanically isolated current sensors inherit signal's propagation delay, as well as, limited bandwidth. The use of shunt resistor eliminates mentioned problems, but on the other hand, leads to additional conduction loses that negatively influence the efficiency of the converter. Thus, elimination of instantaneous current measurement would allow overcoming mentioned problems, as well as, reducing the cost and size of the control system accordingly to [1]–[4].

Moreover, traditional control system usually consist of two control loops – the first one (slow) controls the capacitor voltages on the DC link, while second one (fast) controls the shape of current. This results in complicated transfer function, as well as, long transient responses, while current sensorless control (CSC) excludes current control loop, that leads to simpler control system of the converter [5], [6].

The CSC method was mostly applied to power factor correction circuit based diode rectifier and boost converter [5]–[7]. Recent publication demonstrated good performance of CSC applied to bidirectional AC/DC converter based on full-bridge converter [8]. All of mentioned papers limited their investigation with only inductor's continuous conduction

mode (CCM) selecting either bulky inductor, either selecting higher switching frequency. Author's previous publications [9], [10] has described the CSC use with half-bridge converter, where among other attention is also focused on current control during DCM. Contrary to previous topologies, the inductor in half-bridge converter experiences higher voltage, as a result, current slopes has more impetuous rising and falling edges that leads to longer DCM period, that should not be neglected. The comparison of mentioned papers is made in the Table I.

A lot of decades three-level neutral point clamped (NPC) topology has been used in electrical drive applications [11]-[13], but since the increase of renewable energy applications, NPC has also found it use here [14], [15]. Application of CSC with NPC converters seems relevant, as on the one hand, inductor is exposed to smaller voltage stresses that provides earlier CCM than, for instance, in full-bridge topology and, as a result, simple CSC calculations. On the other hand, due to switching between different voltage levels, the inductor's current peak-to-peak value changes, that should be specially treated, ensuring that average inductor's current value will track the reference signal. Overviewing different control techniques of NPC converters [16]-[21], none of them delivers CSC. Interesting that in [22] sensorless current control is discussed, however, the sinusoidal carrier-based PWM is utilized and multiple simplifications are assumed, giving no sense on real CSC.

This paper is organized as follows: the second section introduces the main theory of CSC. Third section demonstrates the simulation results. The last section discusses the results and points out challenges for real experiments.

TABLE I COMPARISON OF DIFFERENT CSC PROJECTS


		[5]	[7]	[6]	[8]	[9]
Topology		Boost	Boost	Boost	Full- bridge	Half- bridge
Immunity from non- sinusoidal voltage		ı	ı	√	√	√
Current control	DCM	-	-	-	-	V
	CCM	\checkmark	V	√	√	V
Switching frequency [kHz]		25	160	50	40	25
Inductance [mH]		4.65	1.2	4.56	4.6	2
Capacitance [mF]		0.56	2.2	0.47	1.4	(2x) 1
Power (W)		500	400	500	500	1000
AC voltage (RMS)		110	55	110	110	220
DC voltage		300	100	300	200	750

II. THEORY OF CSC APPLIED FOR MLC

The main idea of CSC is to hold proper Volts-second balance on inductor, in order to keep average current value to track reference signal. Contrary to full-bridge or half-bridge converters, where either full DC-link voltage either freewheeling state is applied to inductor, the MLC has its superior feature of selecting the voltage level (1 $V_{\rm DC}, \, {}^{1}\!\!/_{2} \, V_{\rm DC}, \, 1/3 \, V_{\rm DC}, \, {}^{1}\!\!/_{2} \, V_{\rm DC}$ depending on the number of levels) that is applied to inductor. In this research single-phase three-level

neutral-point-clamped (NPC) inverter is studied. Taking into account, that current can be boosted to the grid, when voltage applied to inductor is higher than grid's voltage, three combination of commutated switches has been defined seen in Table II. It demonstrates commutated current paths and corresponding voltage applied to inductor in respect to different input voltage ranges during positive half-period of input voltage. The Table III summarizes all switching combinations during whole period of input voltage.

 ${\it TABLE~II}$ COMMUTATED CURRENT PATHS AND CORRESPONDING INDUCTOR VOLTAGE DURING POSITIVE INPUT VOLTAGE HALF-PERIOD



Input voltage polarity	Input voltage level	Current path $d(t)$	S11	S12	S13	S14	S21	S22	S23	S24	Inductor's voltage
Positive $0.8*V_{Cl}$.	$V_{AC} < 0.8*V_{CI}$	1	1	1	-	-	-	-	1	-	$V_L = V_{CI} - V_{AC}$
		0	-	1	-	-	-	-	1	-	$V_L = -V_{AC}$
	0.0*1/ <1/ <1.2*1/	1	1	1	-	-	-	-	1	1	$V_L = V_{CI} + V_{C2} - V_{AC}$
	$0.8*V_{CI} < V_{AC} < 1.2*V_{CI}$	0	-	1	-	-	-	-	1	-	$V_L = -V_{AC}$
	$V_{AC} > 1.2 * V_{CI}$	1	1	1	-	-	-	-	1	1	$V_L = V_{CI} + V_{C2} - V_{AC}$
		0	1	1	-	-	-	•	1	-	$V_L = V_{CI} - V_{AC}$
Negative	$-V_{AC} < 0.8*V_{C2}$	1	1	-	1	1	4	1	1	-	$V_L = V_{C2} + V_{AC}$
		0	-	-	1	-	-	1	,	-	$V_L = V_{AC}$
	$0.8*V_{C2} < -V_{AC} < 1.2*V_{C2}$	1	1	-	1	1	1	1	1	-	$V_L = V_{CI} + V_{C2} + V_{AC}$
		0	1	-	1	1		1	1	-	$V_L = V_{AC}$
	$-V_{AC} > 1.2 * V_{C2}$	1	1	-	1	1	1	1	1	-	$V_L = V_{C1} + V_{C2} + V_{AC}$
		0	-	-	1	1	-	1	1	-	$V_L = V_{C2} + V_{AC}$

TABLE III SUMMARY OF SWITCHING SIGNAL COMBINATION AND CORRESPONDING INDUCTOR VOLTAGE

In order to track the changes of polarity of different variables in digital control system, simple Boolean function is defined as follows

$$pos(x) = \begin{cases} 0, & \text{if } x < 0 \\ 1, & \text{if } x \ge 0 \end{cases}$$
 (1)

Now it is possible to write versatile inductor's voltage equations that combine all variation from Table III as follows

$$\begin{aligned} v_{L}(d=1) &= -(2 \cdot pos(V_{AC}) - 1) \cdot V_{AC} + \\ &+ pos(V_{AC}) \cdot pos(-V_{AC} + 0.8 \cdot V_{C2}) \cdot V_{C1} + \\ &+ pos(-V_{AC}) \cdot pos(V_{AC} + 0.8 \cdot V_{C1}) \cdot V_{C2} + \\ &+ (pos(V_{AC} - 0.8 \cdot V_{C1}) or pos(-V_{AC} - 0.8 \cdot V_{C2})) \cdot (V_{C1} + V_{C2}) \\ v_{L}(d=0) &= -(2 \cdot pos(V_{AC}) - 1) \cdot V_{AC} \\ &+ pos(V_{AC} - 1.2 \cdot V_{C1}) \cdot V_{C1} + pos(-V_{AC} - 1.2 \cdot V_{C2}) \cdot V_{C2} \end{aligned}$$
(3)

The Fig. 1 demonstrates discontinuous and continuous current modes for input inductor that also has certain influence on average current calculation equations.




Fig. 1. Inductor's discontinuous and continuous current modes.

The peak value of inductors current can be described by two formulae as follows

$$i_{DCM_{\text{max},k}} = \frac{V_{L,k}(d=1)}{L} \cdot t_{1,k}, \qquad (4)$$

$$i_{DCM_{\max,k}} = \frac{V_{L,k}(d=0)}{L} \cdot (t_{2,k} - t_{1,k}),$$
 (5)

where from $t_{2,k}$ is defined as

$$t_{2,k} = \frac{V_{L,k}(d=0) - V_{L,k}(d=1)}{V_{L,k}(d=0)}.$$
 (6)

The average current can be calculated as simple area of triangle divided by period as follows

$$i_{ref,k} = i_{avg,k} = \frac{i_{DCM_{\max,k}} \cdot t_{2,k}}{2 \cdot T_{cw}}$$
 (7)

Substituting the $t_{2,k}$ in (7) by the definition in (6) and extracting transistor's conduction time, the following control law is defined

$$t_{1,k} = \sqrt{\frac{i_{avg,k} \cdot L \cdot 2 \cdot T_{sw} \cdot V_{L,k}(d=0)}{V_{L,k}(d=1) \cdot \left(V_{L,k}(d=0) - V_{L,k}(d=1)\right)}} \,. \tag{8}$$

The CCM control law can be extracted from the equation of volt-second balance during single switching period, which is defined as

$$\Delta i_{ref,k} = \frac{V_{L,k}(d=1)}{I} \cdot t_{1,k} + \frac{V_{L,k}(d=0)}{I} \cdot (T_{sw} - t_{1,k}). \tag{9}$$

So, the transistor's conduction time in CCM is defined as

$$t_{1,k} = \frac{\Delta i_{ref,k} \cdot L - V_{L,k}(d=0) \cdot T_{sw}}{V_{L,k}(d=1) - V_{L,k}(d=0)}.$$
 (10)

The Fig. 2 demonstrates analytical waveforms of DCM and CCM control laws for rectifier and inverter mode. The final commutation signal is selected as minimal value of DCM and CCM signals.




Fig. 2. Analytical waveforms of duty cycle for half-period of input voltage (index k represents switching cycle serial number, f_{AC} =50 Hz, f_{SW} 25 kHz, V_{AC_M} =311 V, $V_{C1}(t=0)=V_{C2}(t=0)=200 V$, L=1 mH)

Additional attention should be focused on transition between the different voltage levels during CCM, as peak-topeak current value is also changing. It means that special voltsecond balance should be applied during transition between different voltage level switching, in order to keep inductor's average current value to track reference signal. The Fig. 3. demonstrates two possible trajectories for current fitting at transition between different voltage levels.




Fig. 3. Options for current fitting at transition between different voltage levels.

Both pre- and post-fitting duty-cycle corrections are calculated by (10), where besides $\Delta i_{ref,k}$ the differences between current peak-to-peak values (of falling edges) at different voltage levels should be taken into account as follows (equation for post-fitting)

$$t_{1,k+1} = \frac{\left(\Delta i_{ref,k+1} - \frac{i_{fal,k} - i_{fal,k+1}}{2}\right) \cdot L - V_{L,k+1}(d=0) \cdot T_{sw}}{V_{L,k+1}(d=1) - V_{L,k+1}(d=0)}, (11)$$
ere $i_{fal,k}$ is calculated similarly as in (5), substituting $t_{2,k}$ with

where $i_{fal,k}$ is calculated similarly as in (5), substituting $t_{2,k}$ with commutation period T_{SW} as follows $i_{fal,k} = \frac{V_{L,k}(d=0) \cdot (T_{SW} - t_{1,k})}{L}.$

$$i_{fal,k} = \frac{V_{L,k}(d=0) \cdot (T_{SW} - t_{1,k})}{L}$$
 (12)

III. SIMULATION RESULTS

The PSIM simulation software was used to study the proposed CSC algorithm, which was coded in "Simplified C Block". The open loop control was assembled fast evaluation, as well as voltage sources was used instead of capacitors. The overall schematic is seen in the Fig. 4.




Fig. 4. Power part of the simulation model (ideal elements are utilized).




Fig. 5. Simulation results of CSC applied to NPC inverter during (a) DCM and (b) CCM operation (top graphs (I_L, AVGX(I_L,40u), Iref) consist of inductor's current, average inductor current, reference current values; middle graphs (G24, G11+1.1) contain actively commutated switching signals; bottom graphs represent)calculated DCM and CCM duty cycle values.

The Fig. 5. demonstrates the simulation results of NPC inverter operation under CSC algorithm, where duty cycle is calculated by using (8) and (10) and no current control loop is utilized in the control system. As it can be seen from Fig. 5(a) top graph the average value of inductor's current (blue) perfectly matches the reference signal (green). The same can be concluded from Fig. 5(b) top graph, where average inductor's current (blue) matches the reference signal (green), except the switching periods, when transition between different voltage levels occurs. The post-fitting current trajectory has been applied that have provided satisfied results.

IV. CONCLUSIONS

The CSC allows eliminating instantaneous current measurements in SMPS that can be useful for converters operating at high switching frequency, either to minimize the cost and size of control system.

Previously this technique was used only with two level SMPS (diode bridge with boost DC/DC converter, half-bridge, full-bridge), while hereby the theoretical model of CSC has been developed for three-level NPC multilevel inverter, where special attention was focused on proper volt-second balance during transition between different voltage levels. Two options were defined in this context – pre-fitting and post-fitting current trajectories.

The simulation results confirmed the theoretical model, consequently, ability of shaping current by using CSC was successfully simulated for DCM and CCM, as well as post-fitting current matching technique was successfully applied during transition between different voltage levels of single-phase three-level NPC converter.

The real experiment would require improvement of CSC by including conduction loses of real switching and reactive elements. Additionally, post- or pre-fitting techniques should be dynamically selected in order to have fluent change of duty cycle value.

ACKNOWLEDGEMENTS

This research work has been supported by Latvian Council of Science (Grant 673/2014 and Grant 416/2012).

REFERENCES

- T. Qi, L. Xing, and J. Sun, "Dual-Boost PFC Converter Control Without Input Current Sensing," in 2009 Twenty-Fourth Annual IEEE Applied Power Electronics Conference and Exposition, 2009, pp. 1855–1861.
- [2] F. Javier Azcondo, A. de Castro, V. M. Lopez, and O. Garcia, "Power Factor Correction Without Current Sensor Based on Digital Current Rebuilding," *IEEE Trans. Power Electron.*, vol. 25, no. 6, pp. 1527– 1536, Jun. 2010.
- [3] A. Garcia, A. de Castro, O. Garcia, and F. J. Azcondo, "Pre-calculated duty cycle control implemented in FPGA for power factor correction," in 2009 35th Annual Conference of IEEE Industrial Electronics, 2009, pp. 2955–2960.
- [4] M. Rodriguez, V. M. Lopez, F. J. Azcondo, J. Sebastian, and D. Maksimovic, "Average Inductor Current Sensor for Digitally Controlled Switched-Mode Power Supplies," *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3795–3806, Aug. 2012.
- [5] H. Chen, "Single-Loop Current Sensorless Control for Single-Phase Boost-Type SMR," *IEEE Trans. Power Electron.*, vol. 24, no. 1, pp. 163–171, Jan. 2009.
- [6] H.-C. Chen, C.-C. Lin, and J.-Y. Liao, "Modified Single-Loop Current Sensorless Control for Single-Phase Boost-Type SMR With Distorted Input Voltage," *IEEE Trans. Power Electron.*, vol. 26, no. 5, pp. 1322– 1328, May 2011.
- [7] W. Zhang, S. Member, G. Feng, Y. Liu, and S. Member, "A Digital Power Factor Correction (PFC) Control Strategy Optimized for DSP," vol. 19, no. 6, pp. 1474–1485, 2004.
- [8] H. Chen and J. Liao, "Bidirectional Current Sensorless Control for the Full-Bridge AC / DC Converter With Considering Both Inductor Resistance and Conduction Voltages," vol. 29, no. 4, pp. 2071–2082, 2014.
- [9] A. Suzdalenko, "Current Sensorless Control of Front-end Bidirectional AC/DC Converter Based on Half-bridge Topology," *Electr. Control Commun. Eng.*, vol. 4, no. 1, pp. 19–25, Jan. 2013.
- [10] A. Suzdalenko, "Development of Single-Switch Model for Current Sensorless Control of Bidirectional Half-bridge AC / DC Converter," in Proceedings of the 55th International Scientific Conference on Power and Electrical Engineering of Riga Technical University (RTUCON), 2014, vol. 24, no. c, pp. 38–42.
- [11] B.-R. Lin and H.-H. Lu, "Multilevel AC/DC/AC converter for AC drives," *IEE Proc. - Electr. Power Appl.*, vol. 146, no. 4, p. 397, 1999.
- [12] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel Voltage-Source-Converter Topologies for Industrial Medium-Voltage Drives," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 2930–2945, Dec. 2007
- [13] U. Zlwk, H. Dqg, H. Dq, U. Vhplfrqgxfwru, G. Frvw, X. S. Wr, V. Zlwk, W. K. H. Sursrvhg, G. Duh, and E. Uhylhzhg, "Design, modeling, and control of multilevel converter motor drive with modular design and split winding machine," in 2014 IEEE 15th Workshop on Control and Modeling for Power Electronics (COMPEL), 2014, vol. 203, pp. 1–10.
- [14] C. Roncero-Clemente, E. Romero-Cadaval, O. Husev, D. Vinnikov, and S. Stepenko, "Simulation of Grid Connected Three-Level Neutral-Point-Clamped qZS Inverter using PSCAD," *Electr. Control Commun. Eng.*, vol. 2, no. 1, pp. 14–19, Jan. 2013.
- [15] P. Mlodzikowski, A. Milczarek, and M. Mainoski, "Application of Simplified Neutral Point Clamped Multilevel Converter in a Small Wind Turbine," *Electr. Control Commun. Eng.*, vol. 5, no. 1, pp. 5–10, 2014.
- [16] S. Calligaro, F. Pasut, R. Petrella, and A. Pevere, "Modulation techniques for three-phase three-level NPC inverters: A review and a novel solution for switching losses reduction and optimal neutral-point balancing in photovoltaic applications," in 2013 Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), 2013, pp. 2997–3004.
- [17] F. Sebaaly, H. Y. Kanaan, and N. Moubayed, "Three-level neutral-point-clamped inverters in transformerless PV systems State of the

- art," in *MELECON 2014 2014 17th IEEE Mediterranean Electrotechnical Conference*, 2014, no. April, pp. 1–7.
- [18] M. Sprenger, T. Barth, R. Alvarez, M. Tannhaeuser, and S. Bernet, "Experimental verification of direct dead-time Control and DC-link neutral-point balancing of a three level neutral-point-clamped (3L-NPC) VSC," in 2013 IEEE Energy Conversion Congress and Exposition, 2013, no. 3, pp. 409–413.
- [19] P. Stolze, P. Karamanakos, M. Tomlinson, R. Kennel, T. Mouton, and S. Manias, "Heuristic variable switching point predictive current control for the three-level neutral point clamped inverter," in 2013 IEEE International Symposium on Sensorless Control for Electrical Drives and Predictive Control of Electrical Drives and Power Electronics (SLED/PRECEDE), 2013, no. Im, pp. 1–8.
- [20] C. Roncero-Clemente, E. Romero-Cadaval, O. Husev, and D. Vinnikov, "Simulation Study of Different Modulation Techniques for Three-Level Quasi-Z-Source Inverter," *Electr. Control Commun. Eng.*, vol. 1, no. 1, pp. 11–17, Jan. 2012.
- [21] J. I. Leon, R. Portillo, S. Vazquez, J. J. Padilla, L. G. Franquelo, and J. M. Carrasco, "Simple Unified Approach to Develop a Time-Domain Modulation Strategy for Single-Phase Multilevel Converters," *IEEE Trans. Ind. Electron.*, vol. 55, no. 9, pp. 3239–3248, Sep. 2008.
- [22] B.-R. Lin and T.-C. Wei, "Current sensorless three-phase NPC converter with less power switches," *IEE Proc. Electr. Power Appl.*, vol. 150, no. 5, p. 555, 2003.



Alexander Suzdalenko received B.Sc (2007), M.Sc. (2009) and Dr.sc.ing. (2013) grades in Riga Technical University in the field of electrical engineering. His research interests are related to design and control of power electronics converters. He contributed to intelligent household energy systems, studying the power balancing approaches, non-intrusive load monitoring algorithms and advantages of usage of LEDs.

He has practical experience, working for two years in scientific and production association ELLAT Ltd as electronic device engineer.

He is IEEE member since 2010 and joins PELS, IES and IAS societies. E-mail: Aleksandrs.Suzdalenko@RTU.lv

Address: Azenes str. 12/1-515, Riga, Latvia, LV1048.



Janis Zakis (M'10 – SM'14) received B. Sc., M. Sc. and Dr. Sc. ing. in electrical engineering from Riga Technical University, Riga, Latvia, in 2002, 2004 and 2008, respectively.

He is presently a Senior Researcher in the Institute of Industrial Electronics and Electrical Engineering, Riga Technical University.

He has over 20 publications and is the holder of the Utility Model in power converter design. His research interests include flexible ac transmission systems (FACTS), simulation of power systems, switching mode power converters, applied design of power converters

and energy storage systems.

E-mail: janis.zakis@ieee.org

Address: Azenes str. 12/1-515, Riga, Latvia, LV1048.



Ingars Steiks received the B.sc., M.sc. and Dr.sc.ing. degrees from the Faculty of Power and Electrical Engineering, Riga Technical University, Riga, Latvia, in 2003, 2005 and 2011 respectively.

Since 2012, he has been a Senior Researcher in the Institute of Industrial Electronics and Electrical Engineering, Riga Technical University.

His main research interests include modular multilevel power converter applications and switching mode power converters for fuel cell applications. He is a Member of the IEEE since

2006 and joins Industrial Electronics Society.

E-mail: <u>Ingars.Steiks@RTU.lv</u>

Address: Azenes str. 12/1-504, Riga, Latvia, LV1048.