

A New Quasi Open Loop Synchronization Technique for Grid-Connected Applications

Zakaria Chedjara* (Faculty of Electrical Engineering, Djillali Liabes University, Sidi Bel Abbès, Algeria),
 Ahmed Massoum (Faculty of Electrical Engineering, Djillali Liabes University, Sidi Bel Abbès, Algeria),
 Patrice Wira (Université de Haute-Alsace, UHA (IRIMAS), Mulhouse Cedex, France),
 Ahmed Safa (Laboratoire LGEP, Université Ibn Khaldoun Tiaret, Tiaret, Algeria),
 Abdelmadjid Gouichiche (Laboratoire LGEP, Université Ibn Khaldoun Tiaret, Tiaret, Algeria)

Abstract – This paper presents an effective quasi open-loop (Q-OLS) synchronization technique for grid-connected power converters that is organized in two different blocks. The first block is a new flexible technique for extracting the positive and negative sequence voltage under unbalanced and distorted conditions. It is a decoupled double self-tuning filter (DD-STF) or multiple selftuning filters (M-STF) according to the conditions. The main advantages of this technique are its simple structure and the fact of being able to work under highly distorted conditions. Each harmonic is separately treated and this allows for selective compensation in active filter applications. The second block is the frequency detector; we propose a neural approach based on an ADALINE for online adaptation of the cut-off frequency of the DD-STF and M-STF considering a possible variation in the main frequency. The main advantage of this method is its immunity to the voltage signal amplitude and phase. In order to improve the performance of the frequency estimation under distorted source voltage, a pre-filtering stage is introduced. Experimental tests validate the proposed method and illustrate all its interesting features. Results show high performance and robustness of the method under low voltage ride through.

Keywords – Adaptive linear neuron (ADALINE); Distributed energy sources (DES); Low voltage ride through operation (LVRT); Open loop synchronization (OLS); Self-tuning filter (STF).

I. INTRODUCTION

In recent years, the increased energy demand and technological advances in semiconductor technology and signal processing have made power converters more efficient and less expensive, and are now widely used for interfacing renewable energy such as wind turbines and photovoltaic for the connection to the main grid and/or local loads [1]–[8]. These energies have high levels of penetration and can affect power quality. Prior to 2003, the utility grid did not contain any requirements for the LVRT or fault ride-through (FRT) of wind systems (WS). Many countries have recently updated the grid codes. Among these, the German grid code implemented by Eon-Netz in 2003 and 2011 requires that the (WS) must be connected by providing reactive power to the grid, it is when the voltage drop is below the guideline of the grid code the

(WS) is disconnected. Besides, from January 2011 the FRT of photovoltaic (PV) installations had full participation in the dynamic support of grid in faulty conditions: to stay connected and provide voltage support by injecting a reactive current into the grid. These requirements have made the synchronization task more challenging than before [7], [8].

Synchronization is a very important unit in the control of power converters; it is a coordination procedure of the converter and the main grid to have an efficient operation in parallel. Synchronization techniques can be classified into open loops and closed-loops [9]–[25]. In the closed-loops, there are two different categories: the phase-locked loops (PLL) and the frequency locked loops (FLLs).

The synchronous reference frame with PLL (SRF-PLL) is the most widely used synchronization in power converter. A PLL is a nonlinear feedback control system implemented in the synchronous coordinate and synchronizing its output signal with the fundamental component of the grid voltage, which is its input signal [13]. From the phase estimation point of view, the PLL with PI LF is a control system of type 2 because the transfer function of its linearized model has two poles at the Therefore, it can follow a phase jump that origin [10]. corresponds to a frequency jump with a zero error in steadystate and it is not the case in frequency ramps. Besides, the PLL loop gain depends on the amplitude of the grid voltage. Any variation in this amplitude modifies the gain of the PLL loop, thus, its dynamics and stability characteristics. This situation may happen under voltage sags and faults. To be more exact, it suffers from poor disturbance rejection under highly unbalancing and distorted conditions [10]. Another disadvantage of conventional PLL is the vulnerability to the presence of the dc offset in its input, which can come from grid faults and dc injection by distributed generation systems [14], [15]. The unit vector of the PLL (sine and cosine functions) in this case contains a DC component; this vector is used for reference current generation in the grid-connected converter, which leads to injecting a DC current by the converter to the grid. Furthermore, the standards IEC61727 and IEEE 1547-

©2021 Zakaria Chedjara, Ahmed Massoum, Patrice Wira, Ahmed Safa, Abdelmadjid Gouichiche. This is an open access article licensed under the Creative Commons Attribution License

^{*} Corresponding author.

E-mail: azmchedjara@gmail.com

⁽http://creativecommons.org/licenses/by/4.0), in the manner agreed with Sciendo.

2003 have limited injecting the DC current, this limit being respectively 1 % and 0.5 % of the nominal current of the converter. On the other hand, even a narrow bandwidth PLL cannot effectively mitigate the previously cited issues. Also reducing the PLL bandwidth significantly degrades its dynamic response. These disadvantages of PLL have been the main motivation for recent efforts to design more efficient PLLs. Roughly speaking, these efforts often result in the following: 1) it is not possible to attain a response time lower than 2 cycles of the nominal frequency [16]; 2) it is less attractive to overcome the dc offset problem [14], [15]; 3) there is high computational burden; 4) there is implementation complexity; 5) there is inefficiency under high-frequency drift and highly distorted source voltage. This fact is discussed in more detail in [10]. Other approaches increase the PLL type by one (type 3) [17] (three open-loop poles at the open-loop phase transfer function of the PLL) to enhance the dynamic performance and the tracking capability in frequency ramps (zero steady-state phase error). There are several methods to implement the type 3 PLLs [10], the simple is to replace the PI LF by the controller of the reference [17], using this controller; however, the result in a negative gain margin, which can cause instability in case of the reduced loop gain. On the contrary, a type 1 PLL is unconditionally stable but unfortunately cannot achieve zero steady-state error during frequency step change [18].

Recently, FLL emerges as another closed-loop approach [19]-[25]. But unlike PLL, the control system locks the frequency instead of the phase to obtain the performance of type 2 PLL using type 1 control system. FLLs are implemented in the stationary reference frame using generalized integrators, making it more difficult to design additional filters to be incorporated into their structures. Thus, stability in this condition requires deep analysis, often complicated by the nonlinearity caused by FLL. These facts generate the search for new contributions that serve to facilitate the FLL modelling procedure and improve their filtering. Reference [12] provides an overview of the latest developments in FLLs and also contributes to the modelling of their small signal and improves their filtering capacity through the concept of the loop filter. In this reference, two examples were examined: the $\alpha\beta$ delayed signal cancelation operator chain (DSC) and a first-order complex band pass filter (CBF) corresponding respectively to loop filter FLLs and it has been shown that the loop filter improves the disturbance rejection capability, but unfortunately reduces its stability margin. On the other hand, it has also been shown that FLLs are mathematically equivalent to PLLs. This means that FLLs and PLLs are virtually the same control systems as those implemented in different reference frames. In addition, higher penetration of renewable energy resources or the weak grid condition, the dynamic interaction between a PLL or FLL and the converter make the PLL or FLL and, therefore, the converter unstable [27] if the conventional vector current control is applied. The PLL introduces negative incremental resistance at low frequencies and [28] has shown the frequency coupling dynamics of the converter introduced by the PLL. To improve the stability of the converter, low bandwidth is adopted. Using this technique, the dynamic response is significantly reduced and keeping the converter stable under a grid impedance of 1.3 pu [29]–[32] is difficult under a weak grid condition. Consequently, a PLL (or FLL) is omitted in such a condition to guarantee the stable operation of the converter [33].

Open loop synchronization (OLS) is a newly emerging technique that omits the feedback signal in its structure, which results in unconditional stability [9], [11]. This is probably the main advantage of an OLS technique over PLL and FLL. In addition, simplicity and fast dynamic response are other characteristics of the OLS techniques. Despite these advantages, they suffer from a serious drawback: they may not operate efficiently under off-nominal frequencies. To tackle this issue, the widely used solution is including a parallel frequency detector to make them adaptive [34]-[36]. This technique depends on a precise and fast frequency detector that requires a high computational burden. Another disadvantage of OLS techniques lies in the fact that the implementation involves the calculation of sine and cosine functions, which are a drawback when digital implantation on a low cost is required [35].

The main aim of this paper is to design an efficient OLS technique with a very fast dynamic response, efficient operation at nominal and non-nominal frequencies, high filtering capacity, structural simplicity, and unconditional stability. The contribution of the paper is a new OLS called M-STFs-ADALINE. It is organised in two main blocks: the first block is a new technique to extract and separate the positive and negative sequence under highly unbalanced and distorted voltage. This OLS is characterised by its flexibility and ability to be simplified under some specified conditions. This simplified form is called a decoupled double self-tuning filter (DDSTF). Another advantage can also be noticed: the dc offset rejection capability, which is not the case for the majority of grid synchronizations. The second block is the frequency detector that is a simple neural approach to achieve the grid frequency adaptation online. Unlike the existing frequency estimators, this technique is motivated by its implementation simplicity and the immunity to the voltage signal amplitude and phase variation or disturbances. A pre-filtering stage is introduced to overcome the problem of harmonics. Experimental verification was performed to show the high performance and robustness of the proposed OLS even under the harsh environment such as low voltage ride through operation (LVRT).

II. BACKGROUND

A. Grid Voltage Definition

It is considered that the three-phase voltage signal, originally in three-phase coordinates has been transformed to fixed frame (α, β) coordinates using the following Clarke's transformation

$$\begin{bmatrix} V_{\alpha} \\ V_{\beta} \end{bmatrix} = \frac{\sqrt{2}}{3} \begin{bmatrix} 1 & -\frac{1}{2} & \frac{\sqrt{3}}{2} \\ 0 & \frac{\sqrt{3}}{2} & -\frac{\sqrt{3}}{2} \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \\ V_3 \end{bmatrix}.$$
 (1)

The phase angle can be obtained by:

$$\theta = \omega t = \tan^{-1}(V_{\beta}, V_{\alpha}), \qquad (2)$$

where θ is the four-quadrant angle because the function returns the correct values even if the angular frequency is time-varying, just as long as the grid is balanced and not disturbed with harmonics.

$$V_{\alpha} = \sum_{h=0}^{\infty} V_h^p \cos(h\omega t + \phi_{ph}) +$$
(3)

$$V_h^n \cos(h\omega t + \phi_{nh}),$$

$$V_{\beta} = \sum_{h=0}^{\infty} V_{h}^{p} \sin(h\omega t + \phi_{ph}) -$$

$$V_{h}^{n} \sin(h\omega t + \phi_{nh}),$$
(4)

where V_{h}^{p} , V_{h}^{n} are *h* harmonic RMS values of positive and negative sequences, respectively; ϕ_{ph} and ϕ_{nh} are the sequences phases.

B. Q-OLS Estimator (Self-Tuning Filter)

The following synchronous reference frame will be studied [37]:

$$\hat{V}^{+}_{\alpha\beta}(t) = e^{j\omega t} \int e^{j\omega t} V_{\alpha\beta}(t) dt, \qquad (5)$$

where $\hat{V}^+_{\alpha\beta}(s)$ and $V_{\alpha\beta}(s)$ are the instantaneous signals, respectively before and after integration in the synchronous reference frame. The previous equation can be expressed by the following transfer function with the Laplace transformation:

$$H(s) = \frac{V_{\alpha\beta}^+(s)}{V_{\alpha\beta}(s)} = \frac{s+j\omega}{s^2+\omega^2}.$$
 (6)

In [37], [38], authors introduced a constant k in the transfer function H(s) to obtain an STF with a cut-off frequency so that the previous transfer function H(s) becomes

$$H(s) = k \frac{(s+k) + j\omega_c}{(s+k)^2 + \omega_c^2} = \frac{k[(s+k) + j\omega_c]}{[(s+k) + j\omega_c][(s+k) - j\omega_c]},$$
(7)

$$\frac{\hat{V}_{\alpha\beta}^{+}}{V_{\alpha\beta}} = \frac{k}{(s - j\omega_{c}) + k},$$
(8)

where

$$\hat{V}_{\alpha\beta}^{+}(s) = \hat{V}_{\alpha}^{+} + j\hat{V}_{\beta}^{+}, \ V_{\alpha\beta}(s) = V_{\alpha}(s) + jV_{\beta}(s)$$

One can notice that the complex operator j is achieved using the cross-coupling between the $(\alpha\beta)$ axes. The block diagram of the STF tuned at the pulsation is depicted in Fig. 1.



Fig. 1. Block diagram of the STF.



Figure 2 shows the frequency response of (8) for $\omega_c = 314$ rad/s and three value of k. The response of the negative frequencies in these plots can be interpreted as the response to negative sequence vector signal. The frequency response is asymmetrical around zero and the gain is one with zero phase shifts at the fundamental of positive sequence while it provides a certain level of attenuation at the same frequency in the negative sequence. The dynamic response depends on the parameter k. A detailed study is given in [38].

C. STF Shortcomings

The STF suffers from two main shortcomings. Firstly, the STF can only attenuate but not eliminate the effect of the fundamental negative sequence components of the grid voltages. Secondly, the disturbances related to the utility frequency variation are not taken into account.

III. THE PROPOSED Q-OLS TECHNIQUE

Figure 3 illustrates the proposed Q-OLS technique. The key part of this structure is the DD-M-STFs that extract and separate the grid voltage positive and negative sequence. The extracted positive sequence is subtracted from the grid voltage signal and passed through a low-pass filter (LPF) to give estimation of the dc component. As the DD-M-STFs centre frequency is not adaptive (fixed at the nominal frequency) an ADALINE neural net enhanced by a pre-filtering stage is used to achieve the grid frequency adaptation online.



Fig. 3. The proposed synchronization technique.

A. Synchronization Structure Selection for the Extraction of the Positive and Negative Sequence

This subsection provides a new technique to extract the fundamental positive and negative sequence. As shown in Fig. 3, the frequency response is asymmetrical around zero, which allows distinguishing the negative polarities from the positive ones for the same frequency. The transfer function for obtaining the positive sequence is given in (8) and the negative sequence is as follows:

$$\frac{V_{\alpha\beta}^{-}}{V_{\alpha\beta}} = \frac{k}{(s+j\omega_{c})+k}.$$
(9)

For the sake of simplicity, the M-STFs is considered to be composed of only two STFs tuned at the positive and negative sequence of the fundamental frequency voltage.

The two STFs can provide accurate detection of the fundamental frequency positive sequence (FFPS) and fundamental frequency negative sequence (FFNS) under unbalanced yet not distorted (or slightly distorted) grid conditions. This method is named the decoupled double STF (DDSTF) and its implementation block diagram is shown in Fig. 4.

The DDSTF structure can be expressed with a set of frequency-domain equations:

$$\begin{cases} \hat{V}_{\alpha}^{+}(s) = \frac{k}{s - jn\omega_{c} + k} [V_{\alpha}(s) - \hat{V}_{\alpha}^{-}(s)] \\ \hat{V}_{\beta}^{+}(s) = \frac{k}{s - jn\omega_{c} + k} [V_{\beta}(s) - \hat{V}_{\beta}^{-}(s)] \\ \hat{V}_{\alpha}^{-}(s) = \frac{k}{s + jn\omega_{c} + k} [V_{\alpha}(s) - \hat{V}_{\alpha}^{+}(s)] \\ \hat{V}_{\beta}^{-}(s) = \frac{k}{s + jn\omega_{c} + k} [V_{\beta}(s) - \hat{V}_{\beta}^{+}(s)] \end{cases}$$
(10)

where $\hat{V}^+_{\alpha}(s)$, $\hat{V}^+_{\beta}(s)$ and $\hat{V}^-_{\alpha}(s)$, $\hat{V}^-_{\beta}(s)$ are the estimated positive and negative sequences of V_{α} and V_{β} , ω_c is the cut-off frequency of the DDSTF.

$$\begin{cases} \hat{V}_{a0}(s) = \frac{\omega_{0}}{s + \omega_{0}} [V_{\alpha}(s) - \hat{V}_{\alpha}^{+}(s) - \hat{V}_{\alpha}^{-}(s)] \\ \hat{V}_{\beta0}(s) = \frac{\omega_{0}}{s + \omega_{0}} [V_{\beta}(s) - \hat{V}_{\beta}^{+}(s) - \hat{V}_{\beta}^{-}(s)] \\ \hat{V}_{\alpha}^{+}(s) = \frac{k}{s - jn\omega_{c} + k} [V_{\alpha}(s) - \hat{V}_{\alpha}^{-}(s) - \hat{V}_{\alpha0}^{-}(s)] \\ \hat{V}_{\beta}^{+}(s) = \frac{k}{s - jn\omega_{c} + k} [V_{\beta}(s) - \hat{V}_{\beta0}^{+}(s) - \hat{V}_{\beta}^{-}(s)] \\ \hat{V}_{\alpha}^{-}(s) = \frac{k}{s + jn\omega_{c} + k} [V_{\alpha}(s) - \hat{V}_{\alpha}^{+}(s) - \hat{V}_{\alpha0}] \\ \hat{V}_{\beta}^{-}(s) = \frac{k}{s + jn\omega_{c} + k} [V_{\beta}(s) - \hat{V}_{\beta}^{+}(s) - \hat{V}_{\beta0}] \end{cases}$$

B. DC Offset Removal Using DDSTF

The removal of the dc offset in the DDSTF input is shown in Fig. 3. To achieve an estimation of the dc component, the extracted FFPS is subtracted from the grid voltage signal and passed through the LPF, where $V_{\alpha 0}$, $V_{\beta 0}$ are the DC components of V_{α} and V_{β} in stationary reference frame.



Fig. 4. Block diagram of the DDSTF structure.

C. Synchronization Structure for Highly Distorted Source Voltage

Under highly distorted source voltage, the performance of DDSTF can be improved by adding extra STFs tuned at harmonic frequencies. For example, n = +1, -1, -5, 7. This technique is named M-STFs. The M-STFs structure can be expressed with a set of frequency-domain as follows:

$$\begin{cases} \hat{V}_{\alpha n}^{+}(s) = \frac{k}{s - jn\omega_{c} + k} [V_{\alpha}(s) + \hat{V}_{\alpha n}^{+}(s) - \sum_{x=1}^{n} \hat{V}_{\alpha x}^{+}(s) - \sum_{y=-1}^{-n} \hat{V}_{\alpha y}^{-}(s)] \\ \hat{V}_{\beta n}^{+}(s) = \frac{k}{s - jn\omega_{c} + k} [V_{\beta}(s) + \hat{V}_{\beta n}^{+}(s) - \sum_{x=1}^{n} \hat{V}_{\beta x}^{+}(s) - \sum_{y=-1}^{-n} \hat{V}_{\beta y}^{-}(s)] \\ \hat{V}_{\alpha n}^{-}(s) = \frac{k}{s + jn\omega_{c} + k} [V_{\alpha}(s) + \hat{V}_{\alpha n}^{-}(s) - \sum_{x=1}^{n} \hat{V}_{\alpha x}^{+}(s) - \sum_{y=-1}^{-n} \hat{V}_{\alpha y}^{-}(s)] \\ \hat{V}_{\beta n}^{-}(s) = \frac{k}{s + jn\omega_{c} + k} [V_{\beta}(s) + \hat{V}_{\beta n}^{-}(s) - \sum_{x=1}^{n} \hat{V}_{\beta x}^{+}(s) - \sum_{y=-1}^{-n} \hat{V}_{\beta y}^{-}(s)] \end{cases}$$
(12)

D. Grid Frequency Estimation

An ADALINE neural net for frequency estimation was introduced in [13].



Fig. 5. ADALINE for frequency estimation.

This approach has been used to identify the voltage parameters given by

$$V(k) = \sum_{n=1}^{\infty} A_n \sin(\omega_n k T_e + \phi_n), \qquad (13)$$

where A_n , ω_n , and ϕ_n are the amplitude, pulsation, and phase of the *n*-th term, respectively. The recursive expression of V(k)can be deduced as follows:

$$V(k+1) + V(k-1) = \sum_{n=1}^{\infty} A_n \sin(\omega_n k T_e + \phi_n) 2\cos(\omega_n T_e) =$$

= 2\cos(\omega_n T_e)V(k). (14)

If the harmonics are neglected, the voltage signal V(k) can be written as

$$V(k) = 2\cos(\omega_1 T_e)V(k-1) - V(k-2).$$
(15)

Figure 5 illustrates this technique: the ADALINE has V(k-1) and V(k-2) as inputs and w_1 , w_2 like weights; these weights will be adapted and converge toward the values -1 and -2, respectively. The voltage signal frequency is reconstructed online from the weight:

$$f = \frac{1}{2\pi T_e} \arccos\left(\frac{w_1}{2}\right). \tag{16}$$

E. Evolution of the Proposed Frequency Estimator under Distorted Source Voltage

The proposed method is not really adequate with respect to the presence of harmonics. As a solution, we introduce the STF in a stationary reference frame as a pre-filtering stage. This can be seen in Fig. 3. The analytical form of Eq. (8) is given by the following expressions.

$$\hat{V}_{\alpha} = \frac{\sqrt{3}}{2} \sum_{h=-\infty}^{+\infty} \frac{V_{h}}{1 + \left(\frac{(1-h)\omega}{k}\right)^{2}} \begin{bmatrix} \sin\left[h\omega t + \varphi_{h} + \tan^{-1}\left(\frac{(1-h)\omega}{k}\right)\right] \\ -e^{kt} \sin\left[h\omega t + \varphi_{h} + \tan^{-1}\left(\frac{(1-h)\omega}{k}\right)\right] \end{bmatrix} \hat{V}_{\beta}$$

$$\hat{V}_{\beta} = \frac{\sqrt{3}}{2} \sum_{h=-\infty}^{+\infty} \frac{V_{h}}{1 + \left(\frac{(1-h)\omega}{k}\right)^{2}} \begin{bmatrix} \cos\left[h\omega t + \varphi_{h} + \tan^{-1}\left(\frac{(1-h)\omega}{k}\right)\right] \\ -e^{kt} \sin\left[h\omega t + \varphi_{h} + \tan^{-1}\left(\frac{(1-h)\omega}{k}\right)\right] \end{bmatrix} \hat{V}_{\alpha}$$

$$(18)$$

From Eqs. (17) and (18), the total harmonic distortion of the fundamental component is:

$$THD\% = \frac{\sqrt{\sum_{h=2}^{n} \frac{V_{h}}{\sqrt{1 + \left[\frac{(1-h)\omega}{k}\right]^{2}}}}}{V_{1}} \quad . \tag{19}$$

From Eq. (19), it is clear that by taking k small, the harmonic cancelation becomes better, but according to the exponential part in (17) and (18), the transient time becomes too large. The STF performance is the result of a trade-off between an excellent harmonic cancelation and a good transient response. By choosing k (STF) = 80, the transient time is 0.02 s and Eqs. (17) and (18) become:

$$\hat{V}_{\alpha} = \frac{\sqrt{3}}{2} (1 - \mathrm{e}^{-kt}) \sin(\omega t + \varphi) \,, \tag{20}$$

$$\hat{V}_{\beta} = \frac{\sqrt{3}}{2} (1 - e^{-kt}) \cos(\omega t + \varphi)$$
 (21)

IV. SIMULATION RESULTS

The proposed algorithm is simulated using MATLAB/Simulink. Three scenarios are investigated: frequency variation unbalanced and distorted with the presence of dc offset in voltage in order to analyse the performance and the effectiveness of the proposed algorithm.

A. Robustness of Frequency Estimator

To verify the robustness of the frequency estimator, three tests are respectively shown in Fig. 6. It consists in variation under ideal condition, under unbalanced and distorted source voltage and finally under unbalanced, distorted and DC offset source voltage (at 0.08 s, the frequency jumped from 50 Hz to 45 Hz). Moreover, these tests are compared with other recent methods such as the DDSTF-PLL.



Fig. 6. Simulation results under supply frequency change: (a) frequency change under an ideal condition, (b) frequency change under a highly unbalanced and distorted condition, (c) variation of the frequency under a highly unbalanced, distorted and DC offset.

According to this figure, the following observations are made: 1) the proposed frequency estimator benefits from very fast dynamic response; 2) immunity and efficiency under highly unbalance and distorted and dc offset and which is not the case of the DDSTF-PLL [41] and SRF-PLL; 3) in Fig. 6 (c) the pre-filtering stage in the Q-OLS affects slightly (less than one period) the dynamic of the Q-OLS.

B. Highly Unbalanced Source Voltage

40 % of unbalanced source voltage is introduced in the main voltages. Besides, at 0.08 s, the frequency jumped from 50 Hz to 45 Hz.

According to Fig. 7, the proposed Q-OLS and DDSTF-PLL converge to similar results; the main advantage of the Q-OLS is the fastest dynamic response thanks to the frequency estimator.



Fig. 7. Simulation results under highly unbalance and frequency change: (a) three-phase source voltages; (b) magnitude error of three-phase unit voltages.



Fig. 8. Simulation results under distorted and DC offset with frequency change: (a) three-phase source voltages; (b) magnitude error of three-phase unit voltages.

C. Highly Distorted Source Voltage and DC Offset

In this scenario, we simulate the distorted voltage with the THD of 30 %. In addition, a DC component of phase a (+100 V) and phase c, (-100 V) is added to the grid voltages. Under this test, the frequency jumped from 50 Hz to 45 HZ.

According to Fig. 8, the proposed Q-OLS is largely better than the DDSTF-PLL and the SRF-PLL. Another advantage of the Q-OLS is the fastest dynamic response thanks to the frequency estimator.

V. EXPERIMENTAL RESULTS

This section provides some experimental results to evaluate the performance of the synchronization techniques, the proposed Q-OLS (DDSTF-ADALINE) and the Q-OLS combined with PLL (DDSTF-PLL). A dSpace 1104 processing board with a sampling frequency of 10 kHz hosts the implementation of the proposed algorithms. First, a test signal will be generated digitally using the processor embedded in the dSpace 1104. Then a digital to analogue converter is used to convert the generated signal to an analogue signal. The obtained analogue signal emulates a real world measured voltage signal. At the third stage, the analogue signal is acquired and converted to a digital signal. The resulting signal, which virtually represents a measured voltage, is provided to the synchronization algorithm. To have a reference for comparison, the conventional (SRF-PLL) is also implemented. The parameters of the system are listed in Table I.

TABLE I	
TEST SCENARIO PARAMETERS	5

Component	Magnitude [P.U.]	Phase [deg.]
Positive sequence	0.733	5°
Negative sequence	0.4	50.4°
3rd harmonic	0.1	90°
5th harmonic	0.1	45°
7th harmonic	0.07	180°
11th harmonic	0.3	180°

A. Frequency Variation

Figure 9 demonstrates the obtained results in response to a 5 Hz frequency step change. The frequency jumps from 50 Hz to 45 Hz. As it can be observed, alongside the SRF-PLL the DDSTF-ADALINE has the fastest dynamic response. It implies the efficiency of the proposed frequency estimator.



Fig. 9. Experimental results under supply frequency change.

B. Highly Unbalance Source Voltage

Nominal and off-nominal grid frequency is carried in this test to verify the robustness of the synchronization technique against the grid frequency fluctuations.

Figures 10 and 11 show the obtained results under a highly unbalanced grid condition. Based on these results, the following observations are made: 1) the proposed OLS technique totally rejects the grid voltage unbalance under nominal and offnominal frequencies by accurately extracting the positive and the negative sequence with a fast-dynamic response; 2) the SRF-PLL is not affected by the grid frequency changes and it suffers from rather large oscillatory ripples in both nominal and off-nominal frequencies.



Fig. 10. Experimental results under highly unbalance source voltage: (a) threephase source voltage, (b) positive sequence voltage (DDSTF-ADALINE), (c) negative sequence voltage (DDSTF-ADALINE), (d) error magnitude.



Fig. 11. Experimental results under highly unbalance source voltage: (a) estimated frequency, (b) magnitude error.

C. Distorted Source Voltage

Figure 12 shows the experimental results under distorted source voltage. From this figure, it clear that the proposed OLS technique totally rejects the harmonics and the frequency is estimated precisely thanks to the filtering stage.

D. Presence of the DC Offset in the Grid Voltage

In this scenario, a dc component of phase (a) and phase (c) +100 V, -100 V is added to the grid voltages.

Figure 13 shows the experimental results under dc offset. It is clear that the dc offset is completely rejected by the DDSTF-ADALINE and it is not the case for the SRF-PLL and the DDSTF-PLL.

E. LVRT Case

This test is carried out to highlight the performance of our synchronization technique, and for the sake of the verification it is compared with the M-STFs- PLL and the SRF-PLL.

The application performance test highlights the M-STFs ADALINE contribution to the LVRT requirements of the grid codes (Fig. 14).



Fig. 12. Experimental results under distorted source voltage: (a) three-phase source voltage, (b) positive sequence voltage (M-STF-ADALINE), (c) estimated frequency, (d) error magnitude.







Fig. 14. Experimental results under LVRT: (a) source voltage, (b) estimated frequency, (c) error magnitude.

VI. SUMMARY OF COMPARISON

This subsection provides a comparison study of the DD- M-STFs-ADALINE based method with the SRF-PLL, DSOGI-FLL, DD-M-STFs-PLL and the POLS. The methods are compared according to the following standpoints: unbalance robustness, frequency adaptability, distortions, DC offset, structural simplicity (ease of design, tuning and implementation). Table II presents the magnitude error under such circumstances.

A. Unbalance Robustness

According to Table II, the DDSTF-ADALINE and DDSTF-PLL converge to similar results. It is clear that the proposed DDSTF-ADALINE outperforms the POLS and is largely better than the SRF-PLL. The main advantage of the proposed DDSTF algorithm comparing with DSOGI is the extraction of positive and negative sequence with no need of symmetrical component.

B. Frequency Adaptability

Table III gives a brief comparison of transient responses under frequency steps. In Table III, it can be noticed that the DSOGI, the DD-M-STFs-PLL, and POLS have a longer response time; the proposed DD-M-STFs-ADALINE and the SRF-PLL have the fastest dynamic response. Nevertheless, the SRF-PLL cannot deal with unbalance.

C. Distortion

Under distorted source voltage, the M-STFs-ADALINE and the POLS converge to similar results. On the other hand, it can be noticed that the proposed M-STF is more efficient than the conventional SRF-PLL and the DSOGI-FLL (Table II). Under highly distorted source voltage, the performance of DSOGI can be improved by adding extra SOGIs (tuning at the harmonic frequencies) and a harmonic decoupled network (HDN). However, it has a very heavy computational load (26 μ s, see Table IV). On the contrary, the M-STFs-ADALINE is executed in 4 μ s.

D. DC Offset Rejection

Table II compares the performances of the DDSTF-ADALINE, SRF-PLL, DDSTF-PLL, DSOGI-FLL and the POLS in the presence of overly large DC offset component. In this table, it can be seen that only the proposed M-STF-ADALINE technique demonstrates an excellent DC offset rejection capability.

E. Structural Simplicity

Table IV provides the execution time required by the proposed algorithm and by the other algorithms. We can see that the M-STFs-ADALINE and the DSOGI-FLL have similar execution time. Among all the aforementioned synchronization techniques, the POLS is the fastest synchronizer. On the other hand, the proposed M-STFs-ADALINE is fast compared to other advanced synchronization techniques, such as hybrid synchronous/stationary reference frame filtering based PLL [18] and the weighted least square phase estimation algorithm [19].

TABLE II MAGNITUDE ERROR [P.U.] OBTAINED BY THE PROPOSED METHOD AND OTHER METHODS UNDER DIFFERENT TEST CONDITIONS

Error [P.U.]	DD-M-STFs- ADALINE	DD-M- STFs- PLL	SRF- PLL	DSOGI- FLL	POLS
Unbalance	0.004	0.005	0.4	0.007	0.15
Distortion	0.04	0.08	0.12	0.12	0.04
DC offset	0.004	0.2	0.4	0.4	0.4
LVRT	0.004	0.005	0.2	0.007	0.15

TABLE III Response Time Comparison

Method	Time response
DD-M-STFs-ADALINE	<20 ms
SRF-PLL	>20 ms
POLS	<40 ms [41]
DD-M-STFs-PLL	>40 ms
DSOGI	>40 ms

TABLE IV

RELATIVE EXECUTION TIME OF THE SYNCHRONIZATION METHODS

Method	Execution Time
POLS	1.72 μs
M-STF-ADALINE	4 μs
DSOGI-FLL	4 μs
LPN-PLL	7.9 μs
HPLL	9.69 µs
SRF-PLL	10 µs
EGDSC-PLL	10.63 µs
WLSE-PEA	13 µs
M-STFs-PLL	20 µs
M-SOGI-FLL	26 µs

VII. CONCLUSION

In this paper, a new quasi open-loop synchronization technique for grid-connected power converters applications has been presented. It is well suited to work under LVRT operation and is based on the self-tuning filter concept. The proposed method named DD-M-STFs-ADALINE is composed of two fundamental blocks. In the first block, the DDSTF algorithm cleanly extracts and separates the positive and negative sequences under some specified condition with no need for the symmetrical components and/or signal delay. Under highly distorted condition, this structure is enhanced by one STF tuned at each higher-order harmonic frequency (M-STFs). In the second block, an ADALINE network accurately achieves grid frequency adaptation online. The key features of the proposed method are the following. 1) the proposed method is unconditionally stable; 2) it does not require the calculation of sine and cosine functions which is of a great advantage; 3) it has a fast-dynamic response; 4) efficient operation under nominal and off-nominal frequencies; 5) high filtering capability. An additionally interesting feature can also be noticed, the proposed method demonstrates good dc offset rejection capabilities and this is not the case of the main grid synchronization techniques. Experimental results have been obtained and show that the DD-M-STFs ADALINE is a very suitable synchronization technique for grid connected power converter applications especially for LVRT operations.

REFERENCES

- B. K. Bose, "Global energy scenario and impact of power electronics in the 21st century", *IEEE Trans. Ind. Electron.*, vol. 60, no. 7, pp. 2638– 2651, Jul. 2013. <u>https://doi.org/10.1109/TIE.2012.2203771</u>
- [2] H. Wang, M. Liserre, and F. Blaabjerg, "Toward reliable power electronics: Challenges, design tools, and opportunities", *IEEE Ind. Electron Mag.*, vol. 7, no. 2, pp. 17–26, Jun. 2013. https://doi.org/10.1109/MIE.2013.2252958
- [3] M. Liserre, T. Sauter, and J. Y. Hung, "Future energy systems: Integrating renewable energy sources into the smart power grid through industrial electronics", *IEEE Ind. Electron. Mag.*, vol. 4, no. 1, pp. 18–37, Mar. 2010. <u>https://doi.org/10.1109/MIE.2010.935861</u>
- [4] F. Blaabjerg, Y. Yang, D. Yang, and X. Wang, "Distributed power generation systems and protection", *Proc. IEEE*, vol. 105, no. 7, pp. 1311–1331, 2017. <u>https://doi.org/10.1109/JPROC.2017.2696878</u>
- [5] F. Blaabjerg. Control of Power Electronic Converters and Systems, vol. 2. Academic Press, 2018.
- [6] D. Dong, B. Wen, D. Boroyevich, P. Mattavelli, and Y. Xue, "Analysis of Phase-Locked Loop Low-Frequency Stability in Three-Phase Grid-Connected Power Converters Considering Impedance Interactions", *IEEE Trans. Ind. Electron.*, vol. 62, no. 1, pp. 310–321, Jan. 2015. https://doi.org/10.1109/TIE.2014.2334665
- [7] A. Malkhandi and T. Ghose, "A Fourier-based single phase PLL algorithm: Design, analysis, and implementation in FPGA controller", *International Transactions on Electrical Energy Systems*, vol. 27, no. 10, p. e2410, 2017. <u>https://doi.org/10.1002/etep.2410</u>
- [8] S. R. Arya, M. M. Patel, S. J. Alam, J. Srikakolapu, and A. K. Giri, "Phase lock loop-based algorithms for DSTATCOM to mitigate load created power quality problems", *International Transactions on Electrical Energy Systems*, vol. 30, no. 1, p. e12161, 2020. https://doi.org/10.1002/2050-7038.12161
- [9] L. Hadjidemetriou, E. Kyriakides, and F. Blaabjerg, "A robust synchronization to enhance the power quality of renewable energy systems", *IEEE Trans. Ind. Electron.*, vol. 62, no. 8, pp. 4858–4868, 2015. <u>https://doi.org/10.1109/TIE.2015.2397871</u>
- [10] S. Golestan, A. Vidal, A. G. Yepes, J. M. Guerrero, J. C. Vasquez, and J. Doval-Gandoy, "A true open-loop synchronization technique", *IEEE Trans. Ind. Inform.*, vol. 12, no 3, pp. 1093–1103, 2016. https://doi.org/10.1109/TII.2016.2550017
- [11] S. Golestan, J. M. Guerrero, and J. C. Vasquez, "Three-phase PLLs: A review of recent advances", *IEEE Trans. Power Electron.*, vol. 32, no 3, pp. 1894–1907, 2017. <u>https://doi.org/10.1109/TPEL.2016.2565642</u>
- [12] S. Golestan, J. M. Guerrero, and J. C. Vasquez, "An open-loop grid synchronization approach for single-phase applications", *IEEE Trans. Power Electron.*, vol. 33, no. 7, pp. 5548–5555, Jul. 2018. <u>https://doi.org/10.1109/TPEL.2017.2782622</u>
- [13] S. Golestan, J. M. Guerrero, J. C. Vasquez, A. M. Abusorrah, and Y. Al-Turki, "A Study on Three-phase FLLs", *IEEE Trans. Power Electron.*, vol. 34, no 1, pp. 213–224, 2019. <u>https://doi.org/10.1109/TPEL.2018.2826068</u>
- [14] S. Golestan, J. M. Guerrero, "Conventional Synchronous Reference Frame Phase-Locked Loop is an Adaptive Complex Filter", *IEEE Trans. Ind. Electron.*, vol. 62, no. 3, pp. 1679–1682, March 2015. <u>https://doi.org/10.1109/TIE.2014.2341594</u>

- [15] S. Golestan, J. M. Guerrero, and J. C. Vasquez, "DC-offset rejection in phase-locked loops: A novel approach", *IEEE Trans. Ind. Electron.*, vol. 63, no. 8, pp. 4942–4946, 2016. <u>https://doi.org/10.1109/TIE.2016.2546219</u>
- [16] Z. Chedjara, A. Massoum, P. Wira, A. Safa, and A. Gouichiche, "A fast and robust reference current generation algorithm for three-phase shunt active power filter," *International Journal of Power Electronics and Drive Systems (IJPEDS)*, vol. 12, no. 1, pp. 121–129, Mar. 2021. https://doi.org/10.11591/ijpeds.v12.i1.pp121-129
- [17] S. Golestan, M. Monfared, and F. D. Freijedo, "Design-oriented study of advanced synchronous reference frame phase-locked loops", *IEEE Trans. Power Electron.*, vol. 28, no 2, p. 765–778, 2013. <u>https://doi.org/10.1109/TPEL.2012.2204276</u>
- [18] S. Golestan, M. Monfared, F. D. Freijedo, and J. M. Guerrero, "Advantages and challenges of a type-3 PLL", *IEEE Trans. Power Electron.*, vol. 28, no 11, p. 4985–4997, 2013. <u>https://doi.org/10.1109/TPEL.2013.2240317</u>
- [19] S. Golestan, F. D. Freijedo, A. Vidal, J. M. Guerrero, J. Doval-Gandoy, "A Quasi-Type-1 Phase-Locked Loop Structure", *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6264–6270, Dec. 2014. <u>https://doi.org/10.1109/TPEL.2014.2329917</u>
- [20] P. Rodríguez, A. Luna, I. Candela, R. Mujal, R. Teodorescu, and F. Blaabjerg, "Multiresonant frequency-locked loop for grid synchronization of power converters under distorted grid conditions", *IEEE Trans. Ind. Electron.*, vol. 58, no 1, pp. 127–138, 2011. https://doi.org/10.1109/TIE.2010.2042420
- [21] Z. Xin, X. Wang, Z. Qin, M. Lu, P. C. Loh, and F. Blaabjerg, "An Improved second-order generalized integrator based quadrature signal Generator", *IEEE Trans. Power Electron*, vol. 31, no. 12, pp. 8068–8073, Dec. 2016. https://doi.org/10.1109/TPEL.2016.2576644
- [22] P. Kanjiya, V. Khadkikar, and M. S. El Moursi, "Obtaining Performance of Type-3 Phase-Locked Loop Without Compromising the Benefits of Type-2 Control System", *IEEE Trans. Power Electron.*, vol. 33, no. 2, pp. 1788–796, 2018. <u>https://doi.org/10.1109/TPEL.2017.2686440</u>
- [23] E. Guest and N. Mijatovic, "Discrete-time complex bandpass filters for three-phase converter systems", *IEEE Trans. Ind. Electron.*, vol. 66, no. 6, pp. 4650–4660, 2018. <u>https://doi.org/10.1109/TIE.2018.2860554</u>
- [24] Z. Xin, R. Zhao, F. Blaabjerg, L. Zhang, and P. C. Loh, "An improved flux observer for field-oriented control of induction motors based on dual second-order generalized integrator frequency-locked loop", *IEEE J. Emerging Sel. Top. Power Electron*, vol. 5, no. 1, pp. 513–525, Mar. 2017. <u>https://doi.org/10.1109/JESTPE.2016.2623668</u>
- [25] A. Safa, E. M. Berkouk, Y. Messlem, Z. Chedjara, and A. Gouichiche, "A Pseudo Open Loop Synchronization technique for heavily distorted grid voltage", *Electr. Power Syst. Res.*, vol. 158, pp. 136–146, 2018. <u>https://doi.org/10.1016/j.epsr.2018.01.014</u>
- [26] S. Golestan, J. M. Guerrero, and J. C. Vasquez, "Is Using A Complex Control Gain in Three-phase FLLs Reasonable?", *IEEE Transactions on Industrial Electronics*, vol. 67, no. 3, pp. 2480–2484, 2020. <u>https://doi.org/10.1109/TIE.2019.2903748</u>
- [27] S. Golestan, J. M. Guerrero, and J. C. Vasquez, "Modelling and stability assessment of single-phase grid synchronization techniques: Linear time periodic versus linear time-invariant frameworks", *IEEE Trans. Power Electron.*, vol. 34, no. 1, pp. 20–27, May 2018. <u>https://doi.org/10.1109/TPEL.2018.2835144</u>
- [28] X. Wang, L. Harnefors, and F. Blaabjerg, "Unified impedance model of grid-connected voltage-source converters", *IEEE Trans. Power Electron.*, vol. 33, no. 2, pp. 1775–1787, 2017. <u>https://doi.org/10.1109/TPEL.2017.2684906</u>
- [29] J. Z. Zhou, H. Ding, S. Fan, Y. Zhang, and A. M. Gole, "Impact of Shortcircuit ratio and phase-locked-loop parameters on the small-signal the behavior of a VSC-HVDC converter", *IEEE Trans. Power Del.*, vol. 29, no. 5, pp. 2287–2296, 2014. https://doi.org/10.1109/TPWRD.2014.2330518
- [30] X. Wang, F. Blaabjerg, and P. C. Loh, "Passivity-based stability analysis and damping injection for multi paralleled VSCs with *LCL* filters", *IEEE Trans. Power Electron*, vol. 32, no. 11, pp. 8922–8935, 2017. https://doi.org/10.1109/TPEL.2017.2651948
- [31] X. Wang and F. Blaabjerg, "Harmonic stability in power electronic based power systems: Concept, Modelling, and Analysis", *IEEE Trans. Smart Grid*, vol. 10, no. 3, pp. 2858–2870, 2018. <u>https://doi.org/10.1109/TSG.2018.2812712</u>

- [32] L. Harnefors, R. Finger, X. Wang, H. Bai, and F. Blaabjerg, "VSC input admittance modeling and analysis above the Nyquist frequency for passivity-based stability assessment", *IEEE Trans. Ind. Electron.*, vol. 64, no. 8, pp. 6362–6370, 2017. https://doi.org/10.1109/TIE.2017.2677353
- [33] Y. Gui, X. Wang, H. Wu, and F. Blaabjerg, "Voltage Modulated Direct Power Control for Weak Grid-Connected Voltage Source Inverters", *IEEE Transactions on Power Electronics*, vol. 34, no. 11, pp. 11383– 11395, 2019. https://doi.org/10.1109/TPEL.2019.2898268
- [34] F. Baradarani, M. R. D. Zadeh, and M. A. Zamani, "A phase-angle estimation method for synchronization of grid-connected power electronic converters", *IEEE Trans. Power Del.*, vol. 30, no. 2, pp. 827– 835, Apr. 2015. <u>https://doi.org/10.1109/TPWRD.2014.2362930</u>
- [35] K. J. Lee, J. P. Lee, D. Shin, D. W. Yoo, and H. J. Kim, "A novel grid synchronization PLL method based on adaptive low-pass notch filter for grid-connected PCS", *IEEE Trans. Ind. Electron.*, vol. 61, no. 1, pp. 292– 301, Jan. 2014. <u>https://doi.org/10.1109/TIE.2013.2245622</u>
- [36] E. Robles, J. Pou, S. Recio, J. Zaragoza, J. Martin, and P. Ibaez, "Frequency adaptive stationary reference frame grid voltage sequence detector for distributed generation systems", *IEEE Trans. Ind. Electron*, vol. 58, no. 9, pp. 4275–4287, Sep. 2011. https://doi.org/10.1109/TIE.2010.2098352
- [37] S. Biricik, S. Redif, Ö. C. Özerdem, S. K. Khadem, and M. Basu, "Real time control of shunt active power filter under distorted grid voltage and unbalanced load condition using self-tuning filter", *IET Power Electron.*, vol. 7, no 7, pp. 1895–1905, 2014. https://doi.org/10.1049/iet-pel.2013.0924
- [38] A. Boussaid, A. L. Nemmour, L. Louze, and A. Khezzar, "A novel strategy for shunt active filter control", *Electric Power Systems Research*, vol. 123, pp. 154–163, 2015. <u>https://doi.org/10.1016/j.epsr.2015.02.008</u>
- [39] D. Halbwachs, P. Wira, and J. Mercklé, "Adaline-based approaches for time-varying frequency estimation in power systems", *IFAC Proc. Vol.*, vol. 42, no. 19, pp. 31–36, 2009. <u>https://doi.org/10.3182/20090921-3-TR-3005.00008</u>
- [40] Z. Chedjara, A. Massoum, S. Massoum, P. Wira, A. Safa, and A. Gouichiche, "A novel robust PLL algorithm applied to the control of a shunt active power filter using a self-tuning filter concept", *IEEE International Conference on Industrial Technology* (ICIT), 20–22 Feb. 2018, pp. 1124–1131. https://doi.org/10.1109/ICIT.2018.8352336
- [41] S. Golestan, F. D. Freijedo, A. Vidal, A. G. Yepes, J. M. Guerrero, and J. Doval-Gandoy, "An Efficient Implementation of Generalized Delayed Signal Cancellation PLL," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1085–1094, Feb. 2016. https://doi.org/10.1109/TPEL.2015.2420656
- [42] L. Zheng, H. Geng, and G. Yang, "Fast and robust phase estimation algorithm for heavily distorted grid conditions", *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 6845–6855, 2016. https://doi.org/10.1109/TIE.2016.2585078

Zakaria Chedjara was born in Tiaret Algeria, on 14 August 1990. He received the Master degree in electrical engineering from the University of Ibn Khaldoun, Tiaret, Algeria, in 2014. He is now working towards the PhD degree at the University of Djilali Liabes, Sidi bel abbes, Algeria. His work concerns artificial neural networks, active filters, synchronization techniques, motor drives and fault tolerant control.

E-mail: azmchedjara@gmail.com ORCID iD: https://orcid.org/0000-0002-1858-5639

Ahmed Massoum was born in 1959 in M'sirda Fouaga, Tlemcen, Algeria. He received his BS degree in electrical engineering from the Electrical Engineering Institute (INELEC) of Boumerdes 1985 and the MS degree from the Electrical Engineering Institute of Sidi Bel-Abbes University in 2004, where he is currently a Professor of electrical engineering. He is a member of the Intelligent Control Electrical Power System Laboratory (ICEPS). His current research interest includes power electronics and drive.

E-mail: <u>ahmaassoum@yahoo.fr</u> ORCID iD: https://orcid.org/0000-0001-7918-1470

Patrice Wira received the M. Sc. degree and the PhD degree in electrical engineering from the University of Haute Alsace, Mulhouse, France, in 1997 and 2002, respectively. Since 2002, he has been with the MIPS Laboratory, University of Haute Alsace, where he is an Associate Professor. His current research interests are artificial neural networks, adaptive control systems, and neuro-control applied to robotics and to visual servoing. His research works also include artificial neural networks applied to harmonic compensation.

E-mail: patrice.wira@uha.fr ORCID iD: https://orcid.org/0000-0002-8033-6262

Ahmed Safa received the Engineering and M. Sc. EE Diploma from Ibn Khaldoun University of Tiaret, Algeria, in 2009 and 2012, respectively, and the PhD degree from Ecole Nationale Polytechnique of Algiers in 2017. He is currently teaching at Ibn Khaldoun University of Tiaret and conducting his research at LGEP, Tiaret. His research is focused on grid tied inverter, especially power quality and synchronization when employed for renewable energy systems.

E-mail: <u>ahmed.safa@univ-tiaret.dz</u>

ORCID iD: https://orcid.org/0000-0002-1660-0110

Abdelmadjid Gouichiche received the Engineering and M. Sc. EE Diploma from Ibn Khaldoun University of Tiaret, Algeria, in 2007 and 2010, respectively, and the PhD degree from Ecole Nationale Polytechnique of Algiers in 2015. He is currently teaching at Ibn Khaldoun University of Tiaret and conducting his research at LGEP, Tiaret. His research is focused on fault tolerant control of electrical machines and DC/DC converter. E-mail: gouichiche.madjid@univ-tiaret.dz

ORCID iD: https://orcid.org/0000-0002-0072-1321